

## NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY, THENI.

<b>Course/Branch</b> : B.E / CSE	<b>Year / Semester</b> : III/V	<b>Format No.</b>	NAC/TLP-07a.13
<b>Subject Code</b> : EC8691	<b>Subject Name</b> : Microprocessor&Microcontroller	<b>Rev. No.</b>	02
<b>Unit No</b> : II	<b>Unit Name</b> : 8086 System Bus Structure	<b>Date</b>	30.09.2020

### OBJECTIVE TYPE QUESTION BANK

S. No.	Objective Questions (MCQ /True or False / Fill up with Choices )	BTL
1	AD0-AD15 pins will act as address bus when  <b>A)ALE Is Set To 1</b> B)ALE Is Set To 0 C)BHE Pin Is Enabled D BHE Pin Is Disabled	L2
2	In 8086, in maximum mode, there can be more than one microprocessor in the system configuration.  <b>A) True</b> B) False	L2
3	Data bus bits D8-D15 are enabled only if  <b>A)BHE Pin Is Enabled</b> B) BHE Pin Is Disabled C) ALE Is Set To 1 D)ALE Is Set To 0	L2
4	In 8086, Maximum mode is designed to be used when a coprocessor (8087) exists in the system  <b>A)True</b> B)False	L2
5	The clock rate of microprocessor 8086 is _____.  A) 5 MHZ B) 8 MHZ C) 10 MHZ <b>D) All of The Mentioned</b>	L2
6	In which T-state does the CPU send the address to memory or I/O and the ALE signal for demultiplexing _____  <b>A) T1</b> B) T2 C) T3 D) T4	L2

**NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY, THENI.**

<b>Course/Branch</b> : B.E / CSE	<b>Year / Semester</b> : III/V	Format No.	NAC/TLP-07a.13
<b>Subject Code</b> : EC8691	<b>Subject Name</b> :Microprocessor&Microcontroller	Rev. No.	02
<b>Unit No</b> : II	<b>Unit Name</b> : 8086 System Bus Structure	Date	30.09.2020

**OBJECTIVE TYPE QUESTION BANK**

7	BHE of 8086 microprocessor signal is used to interface the _____  A) I/O B) DMA C) Even Bank Memory <b>D) Odd Bank Memory</b>	L2
8	Ready pin of a microprocessor is used _____  A) To Indicate That Processor Is Ready to Receive Inputs Outputs B) To Indicate That Processor Is Ready to Receive Inputs Output <b>C) To Introduce Wait States</b> D) To Provide Direct Memory Access.	L2
9	The pins of minimum mode AD0-AD15 have _____ address and _____ data bus.  A) 16, 8 <b>B) 16, 16</b> C) 8, 16 D) 8, 8	L2
10	The function of pins from 24 to 31 depend on the mode in which _____ is operating.  A) 80386 B) 80387 C) 8085 <b>D) 8086</b>	L2
11	The _____ input is examined by a 'wait' instruction.  A) K <b>B) TEST</b> C) LOC D) KIT	L2
12	After reset execution starts form _____.  a) 00000H <b>b) FFFF0H</b> c) FFFFFH d) 003FFH	L2
13	If there is an edge triggered input at NMI Pin causes _____ Interrupt.  A) Type-0	L2

**NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY, THENI.**

<b>Course/Branch</b> : B.E / CSE	<b>Year / Semester</b> : III/V	Format No.	NAC/TLP-07a.13
<b>Subject Code</b> : EC8691	<b>Subject Name</b> :Microprocessor&Microcontroller	Rev. No.	02
<b>Unit No</b> : II	<b>Unit Name</b> : 8086 System Bus Structure	Date	30.09.2020

**OBJECTIVE TYPE QUESTION BANK**

	<p>B) Type-1  <b>C) Type-2</b>                  D) Type-3</p>	
14	<p>If MN/MX is low, the 8086 operates in _____ mode.</p> <p>A) Minimum Mode  <b>B) Maximum Mode</b>                  C) Both A and B                  D) Control Mode</p>	L2
15	<p>The RD, WR, M/IO is the heart of control for a _____ mode.</p> <p><b>A) Minimum Mode</b>                  B) Maximum Mode                  C) Both A and B                  D) Control Mode</p>	L2
16	<p>If <math>S'_2=0</math>, <math>S'_1=1</math>, <math>S'_0=1</math>, what is the status of the microprocessor?</p> <p>A) Interrupt Acknowledge                  B) Read I/O Port                  C) Write I/O Port  <b>D) Halt</b></p>	L2
17	<p>Which of the following processor supports pipelined architecture?</p> <p>A) 8080                  B) 8085  <b>C) 8086</b>                  D) 8008</p>	L2
18	<p>In order to initiate the fetch cycle by BIU at least _____ bytes of the queue must be empty.</p> <p>A) 1  <b>B) 2</b>                  C) 3                  D) 4</p>	L2
19	<p>The interrupt for which the processor has the highest priority among all the external interrupts is</p> <p>A) Keyboard Interrupt                  B) TRAP  <b>C) NMI</b></p>	L2

**NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY, THENI.**

<b>Course/Branch</b> : B.E / CSE	<b>Year / Semester</b> : III/V	Format No.	NAC/TLP-07a.13
<b>Subject Code</b> : EC8691	<b>Subject Name</b> :Microprocessor&Microcontroller	Rev. No.	02
<b>Unit No</b> : II	<b>Unit Name</b> : 8086 System Bus Structure	Date	30.09.2020

**OBJECTIVE TYPE QUESTION BANK**

	D) INT	
20	A _____ is a set of instructions which is prepared to perform a specific assignment if executed by a computer.  A) Browser B) Internet C) <b>Program</b> D) Code	L2
21	A program is an active entity.  A) True B) <b>False</b>	L2
22	A technique that allows more than one program to be ready for execution and provides the ability to switch from one process to another.  A) Multitasking B) Multiprocessing C) Multitasking D) <b>Multiprogramming</b>	L2
23	Multiprogramming is mainly accomplished by:  A) <b>OS</b> B) Software C) Hardware D) Program	L2
24	The technique that increases the system's productivity.  A) Multiprogramming B) Multitasking C) Multiprocessing D) <b>Single-Programming</b>	L2
25	What does 'b' represent in a processor wait ratio?  A) Input Ratio B) Output Ratio C) Average Time D) <b>Average I/O Time</b>	L2

# NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY, THENI.

<b>Course/Branch</b> : B.E / CSE	<b>Year / Semester</b> : III/V	Format No.	NAC/TLP-07a.13
<b>Subject Code</b> : EC8691	<b>Subject Name</b> : Microprocessor&Microcontroller	Rev. No.	02
<b>Unit No</b> : II	<b>Unit Name</b> : 8086 System Bus Structure	Date	30.09.2020

## OBJECTIVE TYPE QUESTION BANK

26	<p>Processor wait ratio is given by _____</p> <p>A) <math>W=B/E+B</math>  <b>B) <math>W=B/E-B</math></b>                  C) <math>\#=B/E-B</math>                  D) <math>\#=B/E+B</math></p>	L2
27	<p>This cycle, of going through _____ states of running and input/output, may be repeated over and over until the job is completed.</p> <p>A) Evaluation  <b>B) Process</b>                  C) Program                  D) Data</p>	L2
28	<p>How many types of basic multiprocessor configurations?</p> <p>A) 2  <b>B) 3</b>                  C) 4                  D) 5</p>	L2
29	<p>A _____ is a specially designed circuit on microprocessor chip which can perform the same task very quickly, which the microprocessor performs</p> <p>A) <b>Coprocessor configuration</b>                  B) Closely coupled configuration                  C) Loosely coupled configuration                  D) None of the above</p>	L2
30	<p>The coprocessor and the processor is connected via?</p> <p>A) TEST                  B) QS0                  C) QS1  <b>D) All of the above</b></p>	L2
31	<p>_____ signal takes care of the coprocessor's activity, i.e. the coprocessor is busy or idle.</p> <p>A) <b>TEST</b>                  B) QS0                  C) QS1                  D) None of the above</p>	L2

## NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY, THENI.

<b>Course/Branch</b> : B.E / CSE	<b>Year / Semester</b> : III/V	Format No.	NAC/TLP-07a.13
<b>Subject Code</b> : EC8691	<b>Subject Name</b> :Microprocessor&Microcontroller	Rev. No.	02
<b>Unit No</b> : II	<b>Unit Name</b> : 8086 System Bus Structure	Date	30.09.2020

### OBJECTIVE TYPE QUESTION BANK

32	Which of the following are advantage of Loosely Coupled Configuration?  A) Having more than one processor results in increased efficiency. B) easy to achieve parallel processing. C) system structure is flexible <b>D) All of the above</b>	L2
33	8087 numeric data processor is also known as?  A) Math co-processor B) Numeric processor extension C) Floating point unit <b>D) All of the above</b>	L2
34	8087 Architecture is divided into?  A) 2 <b>B) 3</b> C) 4 D) 5	L2
35	It is a power supply signal, which requires +5V supply for the operation of the circuit.  A) VCA B) VDD <b>C) VCC</b> D) INTA	L2
36	The _____ handles all the communication between the processor and the memory  A) Numeric Extension Unit B) Packed Unit <b>C) Control Unit</b> D) Binary Unit	L2
37	8087 Numeric Data Processor designed by?  A) <b>Intel</b> B) IBM C) Microsoft D) VAX	L2

**NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY, THENI.**

<b>Course/Branch</b> : B.E / CSE	<b>Year / Semester</b> : III/V	Format No.	NAC/TLP-07a.13
<b>Subject Code</b> : EC8691	<b>Subject Name</b> : Microprocessor&Microcontroller	Rev. No.	02
<b>Unit No</b> : II	<b>Unit Name</b> : 8086 System Bus Structure	Date	30.09.2020

**OBJECTIVE TYPE QUESTION BANK**

38	The number of instructions actually executed by the microprocessor depends on the  A) Stack <b>B) Loop Count</b> C) Program Counter D) Time Duration	L2
39	In case of subroutines, the actual number of instructions executed by the processor depends on  A) Loop Count B) Length Of Interrupt Service Routine <b>C) Length Of Procedure</b> D) None	L2
40	When large delays are required, then to serve the purpose  <b>A) One Or More Count Registers Can Be Used</b> B) One Or More Shift Registers Can Be Used C) One Or More Pointer Registers Can Be Used D) One Or More Index Registers Can Be Used	L2

Nadar Saraswathi College of  
Engineering & Technology