

## NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY, THENI.

Course/Branch : B.E/ECE	Year / Semester : II/03	Format No.	NAC/TLP-07a.13
Subject Code : EC8392	Subject Name : DIGITAL ELECTRONICS	Rev. No.	02
Unit No : 3	Unit Name : SYNCHRONOUS SEQUENTIAL CIRCUITS	Date	30.09.2020

### OBJECTIVE TYPE QUESTION BANK

S. No.	Objective Questions (MCQ /True or False / Fill up with Choices )	BTL
1	A latch is an example of a _____ a) Monostable multivibrator b) Astable multivibrator <b>c) Bistable multivibrator</b> d) 555 time	L1
2	Latch is a device with _____ a) One stable state <b>b) Two stable state</b> c) Three stable state d) Infinite stable states	L1
3	Why latches are called a memory devices? a) It has capability to store 8 bits of data b) It has internal memory of 4 bit <b>c) It can store one bit of data</b> d) It can store infinite amount of data	L1
4	Two stable states of latches are _____ a) Astable & Monostable b) Low input & high output <b>c) High output &amp; low output</b> d) Low output & high input	L1
5	How many types of latches are _____ <b>a) 4</b> b) 3 c) 2 d) 5	L2
6	The SR latch consists of _____ a) 1 input b) 2 inputs c) 3 inputs d) 4 inputs	L2
7	The outputs of SR latch are _____ a) x and y b) a and b c) s and r <b>d) q and q'</b>	L2
8	The NAND latch works when both inputs are _____ <b>a) 1</b> b) 0 c) Inverted d) Don't cares	L2
9	The inputs of SR latch are _____ a) x and y b) a and b	L1

# NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY, THENI.

<b>Course/Branch</b> : B.E/ECE	<b>Year / Semester</b> : II/03	Format No.	NAC/TLP-07a.13
<b>Subject Code</b> : EC8392	<b>Subject Name</b> : DIGITAL ELECTRONICS	Rev. No.	02
<b>Unit No</b> : 3	<b>Unit Name</b> : SYNCHRONOUS SEQUENTIAL CIRCUITS	Date	30.09.2020

## OBJECTIVE TYPE QUESTION BANK

	<p><b>c) s and r</b> d) j and k</p>	
10	<p>When both inputs of SR latches are low, the latch _____</p> <p>a) Q output goes high b) Q' output goes high <b>c) It remains in its previously set or reset state</b> d) it goes to its next set or reset state</p>	L2
11	<p>When both inputs of SR latches are high, the latch goes _____</p> <p>a) Unstable b) Stable <b>c) Metastable</b> d) Bistable</p>	L1
12	<p>One example of the use of an S-R flip-flop is as _____</p> <p>a) Transition pulse generator b) Racer <b>c) Switch debouncer</b> d) Astable oscillator</p>	L1
13	<p>When both inputs of a J-K flip-flop cycle, the output will _____</p> <p>a) Be invalid b) Change <b>c) Not change</b> d) Toggle</p>	L2
14	<p>Which of the following is correct for a gated D-type flip-flop?</p> <p><b>a) The Q output is either SET or RESET as soon as the D input goes HIGH or LOW</b> b) The output complement follows the input when enabled c) Only one of the inputs can be HIGH at a time d) The output toggles if one of the inputs is held HIGH</p>	L1
15	<p>A basic S-R flip-flop can be constructed by cross-coupling of which basic logic gates?</p> <p>a) AND or OR gates b) XOR or XNOR gates <b>c) NOR or NAND gates</b> d) AND or NOR gates</p>	L1
16	<p>In S-R flip-flop, if Q = 0 the output is said to be _____</p> <p>a) Set <b>b) Reset</b> c) Previous state d) Current state</p>	L2
17	<p>The output of latches will remain in set/reset until _____</p> <p><b>a) The trigger pulse is given to change the state</b> b) Any pulse given to go into previous state c) They don't get any pulse more d) The pulse is edge-triggered</p>	L1
18	<p>What is a trigger pulse?</p>	L1

# NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY, THENI.

<b>Course/Branch</b> : B.E/ECE	<b>Year / Semester</b> : II/03	Format No.	NAC/TLP-07a.13
<b>Subject Code</b> : EC8392	<b>Subject Name</b> : DIGITAL ELECTRONICS	Rev. No.	02
<b>Unit No</b> : 3	<b>Unit Name</b> : SYNCHRONOUS SEQUENTIAL CIRCUITS	Date	30.09.2020

## OBJECTIVE TYPE QUESTION BANK

		<p><b>a) A pulse that starts a cycle of operation</b>                  b) A pulse that reverses the cycle of operation                  c) A pulse that prevents a cycle of operation                  d) A pulse that enhances a cycle of operation</p>	
19		What is an ambiguous condition in a NAND based S'-R' latch? a) S'=0, R'=1 b) S'=1, R'=0 c) S'=1, R'=1 <b>d) S'=0, R'=0</b>	L2
20		In a NAND based S'-R' latch, if S'=1 & R'=1 then the state of the latch is _____ <b>a) No change</b> b) Set c) Reset d) Forbidden	L2
21		One major difference between a NAND based S'-R' latch & a NOR based S-R latch is _____ <b>a) The inputs of NOR latch are 0 but 1 for NAND latch</b> b) The inputs of NOR latch are 1 but 0 for NAND latch c) The output of NAND latch becomes set if S'=0 & R'=1 and vice versa for NOR latch d) The output of NOR latch is 1 but 0 for NAND latch	L2
22		The characteristic equation of S-R latch is _____ <b>a) <math>Q(n+1) = (S + Q(n))R'</math></b> b) $Q(n+1) = SR + Q(n)R$ c) $Q(n+1) = S'R + Q(n)R$ d) $Q(n+1) = S'R + Q'(n)R$	L2
23		The difference between a flip-flop & latch is _____ a) Both are same b) Flip-flop consist of an extra output <b>c) Latches has one input but flip-flop has two</b> d) Latch has two inputs but flip-flop has one	L1
24		One example of the use of an S-R flip-flop is as _____ a) Racer b) Stable oscillator <b>c) Binary storage register</b> d) Transition pulse generator	L2
25		On a positive edge-triggered S-R flip-flop, the outputs reflect the input condition when _____ a) The clock pulse is LOW b) The clock pulse is HIGH <b>c) The clock pulse transitions from LOW to HIGH</b> d) The clock pulse transitions from HIGH to LOW	L3
26		Which circuit is generated from D flip-flop due to addition of an inverter by causing reduction in the number of inputs?	L2

# NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY, THENI.

<b>Course/Branch</b> : B.E/ECE	<b>Year / Semester</b> : II/03	Format No.	NAC/TLP-07a.13
<b>Subject Code</b> : EC8392	<b>Subject Name</b> : DIGITAL ELECTRONICS	Rev. No.	02
<b>Unit No</b> : 3	<b>Unit Name</b> : SYNCHRONOUS SEQUENTIAL CIRCUITS	Date	30.09.2020

## OBJECTIVE TYPE QUESTION BANK

		a) Gated JK-latch b) Gated SR-latch c) Gated T-latch <b>d) Gated D-latch</b>	
27		The characteristic of J-K flip-flop is similar to _____ <b>a) S-R flip-flop</b> b) D flip-flop c) T flip-flop d) Gated T flip-flop	L2
28		A J-K flip-flop can be obtained from the clocked S-R flip-flop by augmenting _____ <b>a) Two AND gates</b> b) Two NAND gates c) Two NOT gates d) Two OR gates	L3
29		How is a J-K flip-flop made to toggle? a) J = 0, K = 0 b) J = 1, K = 0 c) J = 0, K = 1 <b>d) J = 1, K = 1</b>	L2
30		The phenomenon of interpreting unwanted signals on J and K while Cp (clock pulse) is HIGH is called _____ a) Parity error checking <b>b) Ones catching</b> c) Digital discrimination d) Digital filtering	L2
31		In J-K flip-flop, "no change" condition appears when _____ a) J = 1, K = 1 b) J = 1, K = 0 c) J = 0, K = 1 <b>d) J = 0, K = 0</b>	L2
32		A J-K flip-flop with J = 1 and K = 1 has a 20 kHz clock input. The Q output is _____ a) Constantly LOW b) Constantly HIGH c) A 20 kHz square wave <b>d) A 10 kHz square wave</b>	L2
33		What is the significance of the J and K terminals on the J-K flip-flop? a) There is no known significance in their designations b) The J represents "jump," which is how the Q output reacts whenever the clock goes high and the J input is also HIGH <b>c) The letters were chosen in honour of Jack Kilby, the inventor of the integrated circuit</b> d) All of the other letters of the alphabet are already in use	L3
34		Two J-K flip-flops with their J-K inputs tied HIGH are cascaded to be used as _____	L3

## NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY, THENI.

<b>Course/Branch</b> : B.E/ECE	<b>Year / Semester</b> : II/03	<b>Format No.</b>	NAC/TLP-07a.13
<b>Subject Code</b> : EC8392	<b>Subject Name</b> : DIGITAL ELECTRONICS	<b>Rev. No.</b>	02
<b>Unit No</b> : 3	<b>Unit Name</b> : SYNCHRONOUS SEQUENTIAL CIRCUITS	<b>Date</b>	30.09.2020

### OBJECTIVE TYPE QUESTION BANK

	counters. After four input clock pulses, the binary count is _____ a) 00 b) 11 c) 01 d) 10	
35	Four J-K flip-flops are cascaded with their J-K inputs tied HIGH. If the input frequency (fin) to the first flip-flop is 32 kHz, the output frequency (fout) is _____ a) 1 kHz b) 2 kHz c) 4 kHz d) 16 kHz	L4
36	Determine the output frequency for a frequency division circuit that contains 12 flip-flops with an input clock frequency of 20.48 MHz. a) 10.24 kHz b) 5 kHz c) 30.24 kHz d) 15 kHz	L4
37	How many flip-flops are in the 7475 IC? a) 2 b) 1 c) 4 d) 8	L2
38	In D flip-flop, D stands for _____ a) Distant b) Data c) Desired d) Delay	L1
39	The D flip-flop has _____ input. a) 1 b) 2 c) 3 d) 4	L1
40	A D flip-flop can be constructed from an _____ flip-flop. a) S-R b) J-K c) T d) S-K	L2
41	In D flip-flop, if clock input is LOW, the D input _____ a) Has no effect b) Goes high c) Goes low d) Has effect	L2
42	The D flip-flop has _____ input. a) 1	L2

# NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY, THENI.

<b>Course/Branch</b> : B.E/ECE	<b>Year / Semester</b> : II/03	Format No.	NAC/TLP-07a.13
<b>Subject Code</b> : EC8392	<b>Subject Name</b> : DIGITAL ELECTRONICS	Rev. No.	02
<b>Unit No</b> : 3	<b>Unit Name</b> : SYNCHRONOUS SEQUENTIAL CIRCUITS	Date	30.09.2020

## OBJECTIVE TYPE QUESTION BANK

	b) 2 c) 3 d) 4		
43	<p>Which statement describes the BEST operation of a negative-edge-triggered D flip-flop?</p> <p><b>a) The logic level at the D input is transferred to Q on NGT of CLK</b>                  b) The Q output is ALWAYS identical to the CLK input if the D input is HIGH                  c) The Q output is ALWAYS identical to the D input when CLK = PGT                  d) The Q output is ALWAYS identical to the D input</p>	L3	
44	<p>With regard to a D latch _____</p> <p>a) The Q output follows the D input when EN is LOW                  b) The Q output is opposite the D input when EN is LOW  <b>c) The Q output follows the D input when EN is HIGH</b>                  d) The Q output is HIGH regardless of EN's input state</p>	L3	
45	<p>Which of the following is correct for a D latch?</p> <p>a) The output toggles if one of the inputs is held HIGH  <b>b) Q output follows the input D when the enable is HIGH</b>                  c) Only one of the inputs can be HIGH at a time                  d) The output complement follows the input when enabled</p>	L3	
46	<p>A D flip-flop utilizing a PGT clock is in the CLEAR state. Which of the following input actions will cause it to change states?</p> <p>a) CLK = NGT, D = 0                  b) CLK = PGT, D = 0                  c) CLOCK NGT, D = 1  <b>d) CLOCK PGT, D = 1</b></p>	L4	
47	<p>Why do the D flip-flops receive its designation or nomenclature as 'Data Flip-flops'?</p> <p>a) Due to its capability to receive data from flip-flop                  b) Due to its capability to store data in flip-flop  <b>c) Due to its capability to transfer the data into flip-flop</b>                  d) Due to erasing the data from the flip-flop</p>	L2	
48	<p>The characteristic equation of J-K flip-flop is _____</p> <p>a) <math>Q(n+1)=JQ(n)+K'Q(n)</math>                  b) <math>Q(n+1)=J'Q(n)+KQ'(n)</math>                  c) <math>Q(n+1)=JQ'(n)+KQ(n)</math>  <b>d) <math>Q(n+1)=JQ'(n)+K'Q(n)</math></b></p>	L2	
49	<p>In a J-K flip-flop, if J=K the resulting flip-flop is referred to as _____</p> <p>a) D flip-flop                  b) S-R flip-flop  <b>c) T flip-flop</b>                  d) S-K flip-flop</p>	L2	
50	<p>The only difference between a combinational circuit and a flip-flop is that _____</p> <p>a) The flip-flop requires previous state                  b) The flip-flop requires next state</p>	L2	

# NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY, THENI.

<b>Course/Branch</b> : B.E/ECE	<b>Year / Semester</b> : II/03	Format No.	NAC/TLP-07a.13
<b>Subject Code</b> : EC8392	<b>Subject Name</b> : DIGITAL ELECTRONICS	Rev. No.	02
<b>Unit No</b> : 3	<b>Unit Name</b> : SYNCHRONOUS SEQUENTIAL CIRCUITS	Date	30.09.2020

## OBJECTIVE TYPE QUESTION BANK

	<p><b>c) The flip-flop requires a clock pulse</b>                  d) The flip-flop depends on the past as well as present states</p>	
51	The S-R latch composed of NAND gates is called an active low circuit because _____ a) It is only activated by a positive level trigger <b>b) It is only activated by a negative level trigger</b> c) It is only activated by either a positive or negative level trigger d) It is only activated by sinusoidal trigger	L3
52	Both the J-K & the T flip-flop are derived from the basic _____ a) S-R flip-flop <b>b) S-R latch</b> c) D latch d) D flip-flop	L2
53	The flip-flops which has not any invalid states are _____ a) S-R, J-K, D b) S-R, J-K, T c) J-K, D, S-R <b>d) J-K, D, T</b>	L2
54	What does the circle on the clock input of a J-K flip-flop mean? a) Level enabled b) Positive edge triggered <b>c) negative edge triggered</b> d) Level triggered	L2
55	On a positive edge-triggered S-R flip-flop, the outputs reflect the input condition when _____ a) The clock pulse is LOW b) The clock pulse is HIGH <b>c) The clock pulse transitions from LOW to HIGH</b> d) The clock pulse transitions from HIGH to LOW	L2
56	The asynchronous input can be used to set the flip-flop to the _____ a) 1 state b) 0 state <b>c) either 1 or 0 state</b> d) forbidden State	L2
57	Input clock of RS flip-flop is given to _____ a) Input <b>b) Pulser</b> c) Output d) Master slave flip-flop	L2
58	In JK flip flop same input, i.e. at a particular time or during a clock pulse, the output will oscillate back and forth between 0 and 1. At the end of the clock pulse the value of output Q is uncertain. The situation is referred to as? a) Conversion condition <b>b) Race around condition</b>	L4

# NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY, THENI.

<b>Course/Branch</b> : B.E/ECE	<b>Year / Semester</b> : II/03	Format No.	NAC/TLP-07a.13
<b>Subject Code</b> : EC8392	<b>Subject Name</b> : DIGITAL ELECTRONICS	Rev. No.	02
<b>Unit No</b> : 3	<b>Unit Name</b> : SYNCHRONOUS SEQUENTIAL CIRCUITS	Date	30.09.2020

## OBJECTIVE TYPE QUESTION BANK

	c) Lock out state d) Forbidden State	
59	In a positive edge triggered JK flip flop, a low J and low K produces? a) High state b) Low state c) Toggle state <b>d) No Change State</b>	L2
60	If one wants to design a binary counter, the preferred type of flip-flop is _____ a) D type b) S-R type c) Latch <b>d) J-K type</b>	L3
61	S-R type flip-flop can be converted into D type flip-flop if S is connected to R through _____ a) OR Gate b) AND Gate <b>c) Inverter</b> d) Full Adder	L3
62	The term synchronous means _____ a) The output changes state only when any of the input is triggered <b>b) The output changes state only when the clock input is triggered</b> c) The output changes state only when the input is reversed d) The output changes state only when the input follows it	L3
63	The S-R, J-K and D inputs are called _____ a) Asynchronous inputs <b>b) Synchronous inputs</b> c) Bidirectional inputs d) Unidirectional inputs	L2
64	To realise one flip-flop using another flip-flop along with a combinational circuit, known as _____ a) PREVIOUS state decoder <b>b) NEXT state decoder</b> c) MIDDLE state decoder d) PRESENT state decoder	L2
65	For realisation of JK flip-flop from SR flip-flop, the input J and K will be given as _____ <b>a) External inputs to S and R</b> b) Internal inputs to S and R c) External inputs to combinational circuit d) Internal inputs to combinational circuit	L2
66	For realisation of JK flip-flop from SR flip-flop, if J=0 & K=0 then the input is _____ a) S=0, R=0 <b>b) S=0, R=X</b>	L5



## NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY, THENI.

<b>Course/Branch</b> : B.E/ECE	<b>Year / Semester</b> : II/03	Format No.	NAC/TLP-07a.13
<b>Subject Code</b> : EC8392	<b>Subject Name</b> : DIGITAL ELECTRONICS	Rev. No.	02
<b>Unit No</b> : 3	<b>Unit Name</b> : SYNCHRONOUS SEQUENTIAL CIRCUITS	Date	30.09.2020

### OBJECTIVE TYPE QUESTION BANK

	c) S=X, R=0 d) S=X, R=X		
67	For realisation of JK flip-flop from SR flip-flop, if J=1, K=0 & present state is 0 (i.e. Q(n)=0) then excitation input will be _____ a) S=0, R=1 b) S=X, R=0 <b>c) S=1, R=0</b> d) S=1, R=1		L5
68	For realisation of SR flip-flop from JK flip-flop, if S=1, R=0 & present state is 0 then next state will be _____ <b>a) 1</b> b) 0 c) Don't care d) Toggle		L6
69	The K-map simplification for realisation of SR flip-flop from JK flip-flop is _____ a) J=1, K=0 b) J=R, K=S <b>c) J=S, K=R</b> d) J=0, K=1		L5
70	For D flip-flop to JK flip-flop, the characteristics equation is given by _____ <b>a) D=JQ(p)'+Q(p)K'</b> b) D=JQ(p)'+KQ(p)' c) D=JQ(p)+Q(p)K' d) D=J'Q(p)+Q(p)K		L5
71	What is the maximum possible range of bit-count specifically in n-bit binary counter consisting of 'n' number of flip-flops? a) 0 to 2 <sup>n</sup> b) 0 to 2 <sup>n</sup> + 1 <b>c) 0 to 2<sup>n</sup> - 1</b> d) 0 to 2 <sup>n+1/2</sup>		L5
72	A decimal counter has _____ states. a) 5 <b>b) 10</b> c) 15 d) 20		L2
73	BCD counter is also known as _____ a) Parallel counter <b>b) Decade counter</b> c) Synchronous counter d) VLSI counter		L2
74	The parallel outputs of a counter circuit represent the _____ a) Parallel data word b) Clock frequency c) Counter modulus		L2

## NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY, THENI.

<b>Course/Branch</b> : B.E/ECE	<b>Year / Semester</b> : II/03	Format No.	NAC/TLP-07a.13
<b>Subject Code</b> : EC8392	<b>Subject Name</b> : DIGITAL ELECTRONICS	Rev. No.	02
<b>Unit No</b> : 3	<b>Unit Name</b> : SYNCHRONOUS SEQUENTIAL CIRCUITS	Date	30.09.2020

### OBJECTIVE TYPE QUESTION BANK

	<b>d) Clock count</b>	
75	How many natural states will there be in a 4-bit ripple counter? a) 4 b) 8 <b>c) 16</b> d) 32	L2
76	One of the major drawbacks to the use of asynchronous counters is that _____ a) Low-frequency applications are limited because of internal propagation delays <b>b) High-frequency applications are limited because of internal propagation delays</b> c) Asynchronous counters do not have major drawbacks and are suitable for use in high- and low-frequency counting applications d) Asynchronous counters do not have propagation delays, which limits their use in high-frequency applications	L2
77	The terminal count of a typical modulus-10 binary counter is _____ a) 0000 b) 1010 <b>c) 1001</b> d) 1111	L4
78	Three cascaded decade counters will divide the input frequency by _____ a) 10 b) 20 c) 100 <b>d) 1000</b>	L5
79	A 4-bit counter has a maximum modulus of _____ a) 3 b) 6 c) 8 <b>d) 16</b>	L4
80	How many different states does a 3-bit asynchronous down counter have? a) 2 b) 4 c) 6 <b>d) 8</b>	L2
81	In a 3-bit asynchronous down counter, the initial content is _____ <b>a) 000</b> b) 111 c) 010 d) 101	L3
82	In a 3-bit asynchronous down counter, at the first negative transition of the clock, the counter content becomes _____ a) 000 <b>b) 111</b> c) 101	L3

## NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY, THENI.

<b>Course/Branch</b> : B.E/ECE	<b>Year / Semester</b> : II/03	<b>Format No.</b>	NAC/TLP-07a.13
<b>Subject Code</b> : EC8392	<b>Subject Name</b> : DIGITAL ELECTRONICS	<b>Rev. No.</b>	02
<b>Unit No</b> : 3	<b>Unit Name</b> : SYNCHRONOUS SEQUENTIAL CIRCUITS	<b>Date</b>	30.09.2020

### OBJECTIVE TYPE QUESTION BANK

	d) 010	
83	In DOWN-counter, each flip-flop is triggered by _____ a) The output of the next flip-flop b) The normal output of the preceding flip-flop c) The clock pulse of the previous flip-flop <b>d) The inverted output of the preceding flip-flop</b>	L3
84	How can parallel data be taken out of a shift register simultaneously? a) Use the Q output of the first FF b) Use the Q output of the last FF c) Tie all of the Q outputs together <b>d) Use the Q output of each FF</b>	L4
85	The group of bits 11001 is serially shifted (right-most bit first) into a 5-bit parallel output shift register with an initial state 01110. After three clock pulses, the register contains _____ a) 01110 b) 00001 <b>c) 00101</b> d) 00110	L4
86	Assume that a 4-bit serial in/serial out shift register is initially clear. We wish to store the nibble 1100. What will be the 4-bit pattern after the second clock pulse? (Right-most bit first) a) 1100 b) 0011 <b>c) 0000</b> d) 1111	L4
87	A serial in/parallel out, 4-bit shift register initially contains all 1s. The data nibble 0111 is waiting to enter. After four clock pulses, the register contains _____ a) 0000 b) 1111 <b>c) 0111</b> d) 1000	L5