

# NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY, THENI.

Course/Branch : B.E / ECE	Year / Semester : III / V	Format No.	NAC/TLP-07a.13
Subject Code : EC8553	Subject Name : Discrete Time Signal Processing	Rev. No.	02
Unit No : 5	Unit Name : Introduction to DSP	Date	30.09.2020

## OBJECTIVE TYPE QUESTION BANK

S. No.	Objective Questions (MCQ / True or False / Fill up with Choices )	BTL
1.	<p>Program Sequence plays a crucial role in maintaining the track of _____</p> <p>a. Program counter increment</p> <p>b. Conditional branching &amp; looping</p> <p>c. Subroutine &amp; interrupt handling</p> <p>d. All of the above</p> <p>ANSWER: D</p>	L2
2.	<p>In DSP Processor, what kind of queuing is undertaken/executed through instruction register and instruction cache?</p> <p>a. Implicate</p> <p>b. Explicate</p> <p>c. Both a and b</p> <p>d. None of the above</p> <p>answer: a</p>	L2
3.	<p>In TMS 320 C6x processor architecture, which functional unit is adopted for transferring the data from register to and from control register?</p> <p>a. L2</p> <p>b. M2</p> <p>c. S2</p> <p>d. D2</p> <p>answer: S2</p>	L4
4.	<p><b>In TMS 320 C6x processor architecture, which operation/s is/are performed by 'M' functional unit?</b></p> <p>a. Bit expansion</p> <p>b. Bit interleaving &amp; deinterleaving</p> <p>c. Rotation &amp; Variable shifting</p> <p>d. All of the above</p> <p>ANSWER: All of the above</p>	L5

**NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY, THENI.**

<b>Course/Branch</b> : B.E / ECE	<b>Year / Semester</b> : III / V	Format No.	NAC/TLP-07a.13
<b>Subject Code</b> : EC8553	<b>Subject Name</b> : Discrete Time Signal Processing	Rev. No.	02
<b>Unit No</b> : 5	<b>Unit Name</b> : Introduction to DSP	Date	30.09.2020

**OBJECTIVE TYPE QUESTION BANK**

5.	<p>In C6X processor, which external device/s get/s acquire/s an interface support by EMIF peripheral?</p> <p>a. Synchronous burst</p> <p>b. Asynchronous devices</p> <p>c. Externally shared memory devices</p> <p>d. All of the above</p> <p><b>ANSWER: All of the above</b></p>	L1
6.	<p>Which peripheral on C 6 X processor allows buffering of serial samples in memory by port automatically &amp; especially with an assistance of EDMA controller?</p> <p>a. Boot Loader</p> <p>b. HPI</p> <p>c. EMIF</p> <p>d. McBSP</p> <p><b>ANSWER: McBSP</b></p>	L1
7.	<p>Which address/es is/are generated by Program Sequences?</p> <p>a. Data Address</p> <p>b. Instruction Address</p> <p>c. Both a and b</p> <p>d. None of the above</p> <p><b>ANSWER: Instruction Address</b></p>	L2
8.	<p>In DAGs, which register/s provide/s increment or step size for index register especially during the register move?</p> <p>a. Index Register</p> <p>b. Length &amp; Base Register</p>	L1

# NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY, THENI.

<b>Course/Branch</b> : B.E / ECE	<b>Year / Semester</b> : III / V	Format No.	NAC/TLP-07a.13
<b>Subject Code</b> : EC8553	<b>Subject Name</b> : Discrete Time Signal Processing	Rev. No.	02
<b>Unit No</b> : 5	<b>Unit Name</b> : Introduction to DSP	Date	30.09.2020

## OBJECTIVE TYPE QUESTION BANK

	<p>c. Modify Register</p> <p>d. All of the above</p> <p>ANSWER: Modify Register</p>	
9.	<p>Which units are generally involved in Multiply and Accumulate (MAC)?</p> <p>a. Adder</p> <p>b. Multiplier</p> <p>c. Accumulator</p> <p>d. All of the above</p> <p>ANSWER: (d) All of the above</p>	L1
10.	<p>In DSP processors, which among the following maintains the track of addresses of input data as well as the coefficients stored in data and program memories?</p> <p>a. Data Address Generators (DAGs)</p> <p>b. Program sequences</p> <p>c. Barrel Shifter</p> <p>d. MAC</p> <p>ANSWER: (a) Data Address Generators (DAGs)</p>	L3
11.	<p>In TMS 320 C6x processor architecture, which operation/s is/are performed by 'M' functional unit?</p> <p>a. Bit expansion</p> <p>b. Bit interleaving &amp; deinterleaving</p> <p>c. Rotation &amp; Variable shifting</p> <p>d. All of the above</p> <p>ANSWER: All of the above</p>	L2
12.	<p>In DSP Processor, what kind of queuing is undertaken/executed through instruction register and instruction cache?</p>	L3

**NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY, THENI.**

<b>Course/Branch</b> : B.E / ECE	<b>Year / Semester</b> : III / V	Format No.	NAC/TLP-07a.13
<b>Subject Code</b> : EC8553	<b>Subject Name</b> : Discrete Time Signal Processing	Rev. No.	02
<b>Unit No</b> : 5	<b>Unit Name</b> : Introduction to DSP	Date	30.09.2020

**OBJECTIVE TYPE QUESTION BANK**

	<p>a. Implicate</p> <p>b. Explicate</p> <p>c. Both a and b</p> <p>d. None of the above</p> <p>ANSWER: Implicate</p>	
13.	<p>Program Sequence plays a crucial role in maintaining the track of _____</p> <p>a. Program counter increment</p> <p>b. Conditional branching &amp; looping</p> <p>c. Subroutine &amp; interrupt handling</p> <p>d. All of the above</p> <p>ANSWER: All of the above</p>	L1
14.	<p>Anti-imaging filter with cut-off frequency <math>\omega_c = \pi/I</math> is specifically used _____ upsampling process for the removal of unwanted images.</p> <p>a. Before</p> <p>b. At the time of</p> <p>c. After</p> <p>d. All of the above</p> <p>ANSWER: (c) After</p>	L1
15.	<p>How is the sampling rate conversion achieved by factor I/D?</p> <p>a. By increase in the sampling rate with (I)</p> <p>b. By filtering the sequence to remove unwanted images of spectra of original signal</p> <p>c. By decimation of filtered signal with factor D</p> <p>d. All of the above</p> <p>ANSWER: All of the above</p>	L2
16.	<p>In polyphase filters, the subfilters which share a common delay line results in the reduction of the</p>	L3

# NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY, THENI.

<b>Course/Branch</b> : B.E / ECE	<b>Year / Semester</b> : III / V	Format No.	NAC/TLP-07a.13
<b>Subject Code</b> : EC8553	<b>Subject Name</b> : Discrete Time Signal Processing	Rev. No.	02
<b>Unit No</b> : 5	<b>Unit Name</b> : Introduction to DSP	Date	30.09.2020

## OBJECTIVE TYPE QUESTION BANK

	storage requirement by factor _____ a. 1 b. 2 c. 3 d. 4 ANSWER: 3	
17.	Which type of programming is typically used for digital signal processors? [A]. Assembly language <span style="color: green;">✔</span> [B]. Machine language [C]. C [D]. None of the above Answer: Option A	L1
18.	Successive-approximation is perhaps the most widely used method of A/D conversion. A. True B. False Answer: Option A	L5
19.	An offset error in a DAC will show up as an incorrect analog output _____. A. only for higher value inputs B. only for lower value inputs C. only for certain (scattered) inputs D. for all inputs Answer: Option D	L1
20.	An ADC that compares each bit, one at a time, with the input analog signal is a _____. a single-slope ramp converter b dual-slope ramp converter c successive-approximation converter d tracking converter Answer: Option C	L1
21.	A standard logic device can be connected on a bus system as an open-collector logic device by connecting each output to a _____. a discrete transistor b $0\text{ k}\Omega$ series resistor	L2

# NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY, THENI.

<b>Course/Branch</b> : B.E / ECE	<b>Year / Semester</b> : III / V	Format No.	NAC/TLP-07a.13
<b>Subject Code</b> : EC8553	<b>Subject Name</b> : Discrete Time Signal Processing	Rev. No.	02
<b>Unit No</b> : 5	<b>Unit Name</b> : Introduction to DSP	Date	30.09.2020

## OBJECTIVE TYPE QUESTION BANK

	<p>c light-emitting diode</p> <p>d CMOS buffer</p> <p>Answer: Option A</p>	
22.	<p>Which of the following rule is used in the bilinear transformation?</p> <p>a) Simpson's rule</p> <p>b) Backward difference</p> <p>c) Forward difference</p> <p>d) Trapezoidal rule</p> <p>Answer: d</p>	L3
23.	<p>Which of the following substitution is done in Bilinear transformations?</p> <p>a) <math>s = 2T[1+z-11-z1]</math></p> <p>b) <math>s = 2T[1+z-11+]</math></p> <p>c) <math>s = 2T[1-z-11+z-1]</math></p> <p>d) None of the mentioned</p> <p>Answer: c</p>	L1
24.	<p>The total memory space of TMS 320C5x family of processes is</p> <p>a. 224 k words</p> <p>b. 224k bytes</p> <p>c. 192 k words</p> <p>d. 192 k bytes</p> <p>ANSWER: a</p>	L5
25.	<p>The size of data bus, A L U and accumulator in 320 c5x family of processors are respectively</p> <p>A. 16 bit 32 bit 40 bit</p> <p>B. 32 bit 32 bit 32 bit</p> <p>C. 16 bit 32 bit 32 bit</p> <p>D. 16 bit 40 bit 32 bit</p> <p>ANSWER: C</p>	L1
26.	<p>Which of the following is true with respect to axillary register arithmetic unit?</p> <p>a. it can be used for any other thematic operation</p> <p>b. it can be used for unsigned addition or subtraction</p> <p>c. it can be used for signed addition or subtraction</p> <p>d. it is used by the processor exclusively for address computations</p> <p>ANSWER: D</p>	L1
27.	<p>The architecture that employs instruction level parallelism is</p> <p>a. Von Neuman architecture</p> <p>b. Harvard architecture</p> <p>c. Modified Harvard architecture</p>	L2

# NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY, THENI.

<b>Course/Branch</b> : B.E / ECE	<b>Year / Semester</b> : III / V	<b>Format No.</b>	NAC/TLP-07a.13
<b>Subject Code</b> : EC8553	<b>Subject Name</b> : Discrete Time Signal Processing	<b>Rev. No.</b>	02
<b>Unit No</b> : 5	<b>Unit Name</b> : Introduction to DSP	<b>Date</b>	30.09.2020

## OBJECTIVE TYPE QUESTION BANK

	<p>d. VLIW architecture</p> <p>ANSWER: d</p>	
28.	<p>The pipelining refers to</p> <ul style="list-style-type: none"> <li>a. Prefetching instructions and storing in a FIFO queue</li> <li>b. Fetching instruction and the data simultaneously</li> <li>c. Executing different phases of two or more instructions in parallel</li> <li>d. Executing different instruction in parallel using two or more computational units</li> </ul> <p>ANSWER: c</p>	L3
29.	<p>The number of programs and data buses in TMS320C54x processes are</p> <ul style="list-style-type: none"> <li>a. a two pairs of program buses and two pairs of data bases</li> <li>b. one pair of programmers and 3 pairs of date of bus</li> <li>c. 4 pairs of data or program bus</li> <li>d. 8 pairs of data or program bus</li> </ul> <p>ANSWER: a</p>	L1
30.	<p>The function of a wait state generator is</p> <ul style="list-style-type: none"> <li>a. to insert wait states in internal and external bus cycles</li> <li>b. to insert wait states in data memory cycles</li> <li>c. to insert wait states in program memory cycles</li> <li>d. to insert wait states in external bus cycles</li> </ul> <p>ANSWER: d</p>	L2
31.	<p>The upper 8 bits of 40 bit accumulator of TMS 320 c54x processor is called</p> <ul style="list-style-type: none"> <li>a. overflow bits</li> <li>b. sine extension bits</li> <li>c. Guard bits</li> <li>d. carry bits</li> </ul> <p>ANSWER: C</p>	L2