

# NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY, THENI.

Course/Branch : B.E/EEE	Year / Semester : II/03	Format No.	NAC/TLP-07a.13
Subject Code : EE8351	Subject Name : DIGITAL LOGIC CIRCUITS	Rev. No.	02
Unit No : 1	Unit Name : NUMBER SYSTEMS AND DIGITAL LOGIC FAMILIES	Date	30.09.2020

## OBJECTIVE TYPE QUESTION BANK

S. No.	Objective Questions (MCQ /True or False / Fill up with Choices )	BTL
1	Any signed negative binary number is recognised by its _____ a) <b>MSB</b> b) LSB c) Byte d) Nibble	L1
2	The parameter through which 16 distinct values can be represented is known as _____ a) Bit b) Byte c) <b>Word</b> d) Nibble	L1
3	If the decimal number is a fraction then its binary equivalent is obtained by _____ the number continuously by 2. a) Dividing b) <b>Multiplying</b> c) Adding d) Subtracting	L2
4	The representation of octal number $(532.2)_8$ in decimal is _____ a) <b><math>(346.25)_{10}</math></b> b) $(532.864)_{10}$ c) $(340.67)_{10}$ d) $(531.668)_{10}$	L3
5	The decimal equivalent of the binary number $(1011.011)_2$ is _____ a) <b><math>(11.375)_{10}</math></b> b) $(10.123)_{10}$ c) $(11.175)_{10}$ d) $(9.23)_{10}$	L3
6	An important drawback of binary system is _____ a) <b>It requires very large string of 1's and 0's to represent a decimal number</b> b) It requires sparingly small string of 1's and 0's to represent a decimal number c) It requires large string of 1's and small string of 0's to represent a decimal number d) It requires small string of 1's and large string of 0's to represent a decimal number	L2

## NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY, THENI.

<b>Course/Branch</b> : B.E/EEE	<b>Year / Semester</b> : II/03	Format No.	NAC/TLP-07a.13
<b>Subject Code</b> : EE8351	<b>Subject Name</b> : DIGITAL LOGIC CIRCUITS	Rev. No.	02
<b>Unit No</b> : 1	<b>Unit Name</b> : NUMBER SYSTEMS AND DIGITAL LOGIC FAMILIES	Date	30.09.2020

### OBJECTIVE TYPE QUESTION BANK

7	The decimal equivalent of the octal number $(645)_8$ is _____ a) $(450)_{10}$ b) $(451)_{10}$ c) <b><math>(421)_{10}</math></b> d) $(501)_{10}$	L4
8	The largest two digit hexadecimal number is _____ a) $(FE)_{16}$ b) $(FD)_{16}$ c) <b><math>(FF)_{16}</math></b> d) $(EF)_{16}$	L3
9	Representation of hexadecimal number $(6DE)_H$ in decimal: a) <b><math>6 * 16^2 + 13 * 16^1 + 14 * 16^0</math></b> b) $6 * 16^2 + 12 * 16^1 + 13 * 16^0$ c) $6 * 16^2 + 11 * 16^1 + 14 * 16^0$ d) $6 * 16^2 + 14 * 16^1 + 15 * 16^0$	L5
10	The given hexadecimal number $(1E.53)_{16}$ is equivalent to _____ a) $(35.684)_8$ b) <b><math>(36.246)_8</math></b> c) $(34.340)_8$ d) $(35.599)_8$	L3
11	The octal number $(651.124)_8$ is equivalent to _____ a) <b><math>(1A9.2A)_{16}</math></b> b) $(1B0.10)_{16}$ c) $(1A8.A3)_{16}$ d) $(1B0.B0)_{16}$	L5
23	The octal equivalent of the decimal number $(417)_{10}$ is _____ a) <b><math>(641)_8</math></b> b) $(619)_8$ c) $(640)_8$ d) $(598)_8$	L5
13	Convert the hexadecimal number $(1E2)_{16}$ to decimal: a) 480 b) 483 c) <b>482</b> d) 484	L3
14	$(170)_{10}$ is equivalent to a) $(FD)_{16}$ b) $(DF)_{16}$ c) <b><math>(AA)_{16}</math></b> d) $(AF)_{16}$	L3
15	Convert $(214)_8$ into decimal: a) <b><math>(140)_{10}</math></b>	L5

## NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY, THENI.

Course/Branch : B.E/EEE	Year / Semester : II/03	Format No.	NAC/TLP-07a.13
Subject Code : EE8351	Subject Name : DIGITAL LOGIC CIRCUITS	Rev. No.	02
Unit No : 1	Unit Name : NUMBER SYSTEMS AND DIGITAL LOGIC FAMILIES	Date	30.09.2020

### OBJECTIVE TYPE QUESTION BANK

	b) (141) <sub>10</sub> c) (142) <sub>10</sub> d) (130) <sub>10</sub>		
16	Convert (0.345) <sub>10</sub> into an octal number: a) (0.16050) <sub>8</sub> <b>b) (0.26050)<sub>8</sub></b> c) (0.19450) <sub>8</sub> d) (0.24040) <sub>8</sub>		L5
17	Convert the binary number (01011.1011) <sub>2</sub> into decimal: <b>a) (11.6875)<sub>10</sub></b> b) (11.5874) <sub>10</sub> c) (10.9876) <sub>10</sub> d) (10.7893) <sub>10</sub>		L3
18	Octal to binary conversion: (24) <sub>8</sub> = ? a) (111101) <sub>2</sub> <b>b) (010100)<sub>2</sub></b> c) (111100) <sub>2</sub> d) (101010) <sub>2</sub>		L3
19	Convert binary to octal: (110110001010) <sub>2</sub> = ? a) (5512) <sub>8</sub> <b>b) (6612)<sub>8</sub></b> c) (4532) <sub>8</sub> d) (6745) <sub>8</sub>		L3
20	Binary coded decimal is a combination of _____ a) Two binary digits b) Three binary digits <b>c) Four binary digits</b> d) Five binary digits		L3
21	The decimal number 10 is represented in its BCD form as _____ a) 10100000 b) 01010111 <b>c) 00010000</b> d) 00101011		L2
22	Add the two BCD numbers: 1001 + 0100 = ? a) 10101111 b) 01010000 <b>c) 00010011</b> d) 00101011		L3
23	Carry out BCD subtraction for (68) – (61) using 10's complement method. <b>a) 00000111</b> b) 01110000 c) 10000111 d) 011111000		L3
24	Code is a symbolic representation of _____ information. a) Continuous		L2

# NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY, THENI.

<b>Course/Branch</b> : B.E/EEE	<b>Year / Semester</b> : II/03	<b>Format No.</b>	NAC/TLP-07a.13
<b>Subject Code</b> : EE8351	<b>Subject Name</b> : DIGITAL LOGIC CIRCUITS	<b>Rev. No.</b>	02
<b>Unit No</b> : 1	<b>Unit Name</b> : NUMBER SYSTEMS AND DIGITAL LOGIC FAMILIES	<b>Date</b>	30.09.2020

## OBJECTIVE TYPE QUESTION BANK

	<p><b>b) Discrete</b>                  c) Analog                  d) Both continuous and discrete</p>	
25	A three digit decimal number requires _____ for representation in the conventional BCD format. a) 3 bits b) 6 bits <b>c) 12 bits</b> d) 24 bits	L3
25	How many bits would be required to encode decimal numbers 0 to 9999 in straight binary codes? a) 12 b) 14 <b>c) 16</b> d) 18	L3
26	The excess-3 code for 597 is given by _____ <b>a) 100011001010</b> b) 100010100111 c) 010110010111 d) 010110101101	L3
27	The decimal equivalent of the excess-3 number 110010100011.01110101 is _____ <b>a) 970.42</b> b) 1253.75 c) 861.75 d) 1132.87	L3
28	In boolean algebra, the OR operation is performed by which properties? a) Associative properties b) Commutative properties c) Distributive properties <b>d) All of the Mentioned</b>	L2
29	The expression for Absorption law is given by _____ <b>a) <math>A + AB = A</math></b> b) $A + AB = B$ c) $AB + AA' = A$ d) $A + B = B + A$	L2
30	According to boolean law: $A + 1 = ?$ <b>a) 1</b> b) A c) 0 d) A'	L3
31	The involution of A is equal to _____ <b>a) A</b> b) A' c) 1	L2

**NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY, THENI.**

<b>Course/Branch</b> : B.E/EEE	<b>Year / Semester</b> : II/03	<b>Format No.</b>	NAC/TLP-07a.13
<b>Subject Code</b> : EE8351	<b>Subject Name</b> : DIGITAL LOGIC CIRCUITS	<b>Rev. No.</b>	02
<b>Unit No</b> : 1	<b>Unit Name</b> : NUMBER SYSTEMS AND DIGITAL LOGIC FAMILIES	<b>Date</b>	30.09.2020

**OBJECTIVE TYPE QUESTION BANK**

	d) 0	
32	A(A + B) = ? a) AB b) 1 c) (1 + AB) <b>d) A</b>	L2
33	DeMorgan's theorem states that _____ <b>a) (AB)' = A' + B'</b> b) (A + B)' = A' * B c) A' + B' = A'B' d) (AB)' = A' + B	L2
34	(A + B)(A' * B') = ? a) 1 <b>b) 0</b> c) AB d) AB'	L3
35	Complement of the expression A'B + CD' is _____ a) (A' + B)(C' + D) b) (A + B')(C' + D) c) (A' + B)(C' + D) d) (A + B')(C + D')	L5
36	Simplify Y = AB' + (A' + B)C. <b>a) AB' + C</b> b) AB + AC c) A'B + AC' d) AB + A	L5
37	The boolean function A + BC is a reduced form of _____ a) AB + BC <b>b) (A + B)(A + C)</b> c) A'B + AB'C d) (A + C)B	L4
38	All input of NOR as low produces result as _____ a) Low b) Mid <b>c) High</b> d) Floating	L2
39	In RTL NOR gate, the output is at logic 1 only when all the inputs are at _____ <b>a) logic 0</b> b) logic 1 c) +10V d) Floating	L1
40	Resistor–transistor logic (RTL) is a class of digital circuits built using _____ as the input network and _____ as switching devices. <b>a) Resistors, bipolar junction transistors (BJTs)</b>	L2

# NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY, THENI.

<b>Course/Branch</b> : B.E/EEE	<b>Year / Semester</b> : II/03	Format No.	NAC/TLP-07a.13
<b>Subject Code</b> : EE8351	<b>Subject Name</b> : DIGITAL LOGIC CIRCUITS	Rev. No.	02
<b>Unit No</b> : 1	<b>Unit Name</b> : NUMBER SYSTEMS AND DIGITAL LOGIC FAMILIES	Date	30.09.2020

## OBJECTIVE TYPE QUESTION BANK

	b) Bipolar junction transistors (BJTs), Resistors c) Capacitors, resistors d) Resistors, capacitors	
41	RTL consists of a common emitter stage with a _____ connected between the base and the input voltage source. a) collector <b>b) base resistor</b> c) capacitor d) inductor	L2
42	The role of the _____ is to convert the collector current into a voltage in RTL. <b>a) Collector resistor</b> b) Base resistor c) Capacitor d) Inductor	L2
43	TTL circuits with “totem-pole” output stage minimize _____ <b>a) The power dissipation in RTL</b> b) The time consumption in RTL c) The speed of transferring rate in RTL d) Propagation delay in RTL	L2
44	The minimum number of transistors can be used by 2 input AND gate is _____ <b>a) 2</b> b) 3 c) 4 d) 5	L1
45	In DTL logic gating function is performed by _____ <b>a) Diode</b> b) Transistor c) Inductor d) Capacitor	L1
46	In DTL amplifying function is performed by _____ a) Diode <b>b) Transistor</b> c) Inductor d) Capacitor	L1
47	How many stages a DTL consist of? a) 2 <b>b) 3</b> c) 4 d) 5	L1
48	The way to speed up DTL is to add an across intermediate resister is _____ <b>a) Small “speed-up” capacitor</b> b) Large “speed-up” capacitor c) Small “speed-up” transistor	L1

# NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY, THENI.

<b>Course/Branch</b> : B.E/EEE	<b>Year / Semester</b> : II/03	<b>Format No.</b>	NAC/TLP-07a.13
<b>Subject Code</b> : EE8351	<b>Subject Name</b> : DIGITAL LOGIC CIRCUITS	<b>Rev. No.</b>	02
<b>Unit No</b> : 1	<b>Unit Name</b> : NUMBER SYSTEMS AND DIGITAL LOGIC FAMILIES	<b>Date</b>	30.09.2020

## OBJECTIVE TYPE QUESTION BANK

	d) Large " speed-up" transistor	
49	To increase fan-out of the gate in DTL _____ a) An additional capacitor may be used b) An additional resister may be used <b>c) An additional transistor and diode may be used</b> d) Only an additional diode may be used	L1
50		L2
51	Transistor–transistor logic (TTL) is a class of digital circuits built from _____ a) JFET only b) Bipolar junction transistors (BJT) c) Resistors <b>d) Bipolar junction transistors (BJT) and resistors</b>	
52	TTL is called transistor–transistor logic because both the logic gating function and the amplifying function are performed by _____ a) Resistors <b>b) Bipolar junction transistors</b> c) One transistor d) Resistors and transistors respectively	L2
53	TTL inputs are the emitters of a _____ a) Transistor-transistor logic <b>b) Multiple-emitter transistor</b> c) Resistor-transistor logic d) Diode-transistor logic	L2
54	TTL is a _____ <b>a) Current sinking</b> b) Current sourcing c) Voltage sinking d) Voltage sourcing	L2
55	The speed of _____ circuits is limited by the tendency of common emitter circuits to go into saturation. <b>a) TTL</b> b) ECL c) RTL d) DTL	L2
56	The full form of ECL is _____ a) Emitter-collector logic b) Emitter-complementary logic <b>c) Emitter-coupled logic</b> d) Emitter-cored logic	L1
57	In an ECL the output is taken from _____ a) Emitter b) Base	L1

**NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY, THENI.**

<b>Course/Branch</b> : B.E/EEE	<b>Year / Semester</b> : II/03	<b>Format No.</b>	NAC/TLP-07a.13
<b>Subject Code</b> : EE8351	<b>Subject Name</b> : DIGITAL LOGIC CIRCUITS	<b>Rev. No.</b>	02
<b>Unit No</b> : 1	<b>Unit Name</b> : NUMBER SYSTEMS AND DIGITAL LOGIC FAMILIES	<b>Date</b>	30.09.2020

**OBJECTIVE TYPE QUESTION BANK**

	<p><b>c) Collector</b> d) Junction of emitter and base</p>	
58	<p>The ECL behaves as _____ a) NOT gate <b>b) NOR gate</b> c) NAND gate d) AND gate</p>	L1
59	<p>The ECL circuits usually operates with _____ <b>a) Negative voltage</b> b) Positive voltage c) Grounded voltage d) High Voltage</p>	L1
60	<p>CMOS technology is used in _____ a) Inverter b) Microprocessor c) Digital logic <b>d) Both microprocessor and digital logic</b></p>	L1
61	<p>Two important characteristics of CMOS devices are _____ a) High noise immunity b) Low static power consumption c) High resistivity <b>d) Both high noise immunity and low static power consumption</b></p>	L2
62	<p>CMOS behaves as a/an _____ a) Adder b) Subtractor <b>c) Inverter</b> d) Comparator</p>	L1
63	<p>An important characteristic of a CMOS circuit is the _____ a) Noise immunity <b>b) Duality</b> c) Symmetricity d) Noise Margin</p>	L1
64	<p>CMOS logic dissipates _____ power than NMOS logic circuits. a) More <b>b) Less</b> c) Equal d) Very High</p>	L1
65	<p>Semiconductors are made of _____ <b>a) Ge and Si</b> b) Si and Pb c) Ge and Pb d) Pb and Au</p>	L1
66	<p>How many outputs are present in a BCD decoder? a) 4 b) 5</p>	L2



## NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY, THENI.

Course/Branch : B.E/EEE	Year / Semester : II/03	Format No.	NAC/TLP-07a.13
Subject Code : EE8351	Subject Name : DIGITAL LOGIC CIRCUITS	Rev. No.	02
Unit No : 1	Unit Name : NUMBER SYSTEMS AND DIGITAL LOGIC FAMILIES	Date	30.09.2020

### OBJECTIVE TYPE QUESTION BANK

	c) 15 <b>d) 10</b>	
67	What control signals may be necessary to operate a 1-line-to-16 line decoder? a) Flasher circuit control signal <b>b) A LOW on all gate enable inputs</b> c) Input from a hexadecimal counter d) A HIGH on all gate enable circuits	L3
68	How many inputs are required for a 1-of-10 BCD decoder? <b>a) 4</b> b) 8 c) 10 d) 2	L4
69	Which error detection method uses one's complement arithmetic? a) Simple parity check b) Two-dimensional parity check c) CRC <b>d) Checksum</b>	L3
70	Which error detection method consists of just one redundant bit per data unit? <b>a) Simple parity check</b> b) Two-dimensional parity check c) CRC d) Checksum	L2
71	What is a parity bit? <b>a) An error detection is achieved by adding an extra bit</b> b) After addition, the carry is found c) Bit generated during data transmission d) After addition, the total number of bits	L2
72	The BCD number 101011 has _____ priority. <b>a) Even</b> b) Odd c) Both even and odd d) Undefined	L3
73	Which error detection method involves polynomials? a) Simple parity check <b>b) CRC</b> c) Two-dimensional parity check d) Checksum	L2
74	The odd parity output of decimal number 9 is _____ a) 0 <b>b) 1</b> c) 1001 d) 0011	L2
75	If odd parity is used for ASCII error detection, the number of 0s per 8-bit symbol is _____	L2

NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY, THENI.

Course/Branch : B.E/EEE	Year / Semester : II/03	Format No.	NAC/TLP-07a.13
Subject Code : EE8351	Subject Name : DIGITAL LOGIC CIRCUITS	Rev. No.	02
Unit No : 1	Unit Name : NUMBER SYSTEMS AND DIGITAL LOGIC FAMILIES	Date	30.09.2020

**OBJECTIVE TYPE QUESTION BANK**

a) Indeterminate b) 42 c) Even d) Odd	
--	--

