

## NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY, THENI.

Course/Branch : B.E/EEE	Year / Semester : II/03	Format No.	NAC/TLP-07a.13
Subject Code : EE8351	Subject Name : DIGITAL LOGIC CIRCUITS	Rev. No.	02
Unit No : 4	Unit Name : ASYNCHRONOUS SEQUENTIAL CIRCUITS AND PROGRAMMABILITY LOGIC CIRCUITS	Date	30.09.2020

### OBJECTIVE TYPE QUESTION BANK

S. No.	Objective Questions (MCQ /True or False / Fill up with Choices )	BTL
1	Memory is a/an _____ a) Device to collect data from other computer b) Block of data to keep data separately <b>c) Indispensable part of computer</b> d) Device to connect through all over the world	L1
2	A flip flop stores _____ a) 10 bit of information <b>b) 1 bit of information</b> c) 2 bit of information d) 3-bit information	L2
3	A register is able to hold _____ a) Data <b>b) Word</b> c) Nibble d) Both data and word	L1
4	A register file holds _____ a) A large number of word of information b) A small number of word of information c) A large number of programs <b>d) A modest number of words of information</b>	L1
5	VLSI chip utilizes _____ a) NMOS b) CMOS c) BJT <b>d) All of the Mentioned</b>	L1
6	The full form of PLD is _____ a) Programmable Large Device b) Programmable Long Device <b>c) Programmable Logic Device</b> d) Programmable Lengthy Device	L1
7	ROM consist of _____ a) NOR and OR arrays b) NAND and NOR arrays <b>c) NAND and OR arrays</b> d) NOR and AND array	L1

## NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY, THENI.

<b>Course/Branch</b> : B.E/EEE	<b>Year / Semester</b> : II/03	<b>Format No.</b>	NAC/TLP-07a.13
<b>Subject Code</b> : EE8351	<b>Subject Name</b> : DIGITAL LOGIC CIRCUITS	<b>Rev. No.</b>	02
<b>Unit No</b> : 4	<b>Unit Name</b> : ASYNCHRONOUS SEQUENTIAL CIRCUITS AND PROGRAMMABILITY LOGIC CIRCUITS	<b>Date</b>	30.09.2020

### OBJECTIVE TYPE QUESTION BANK

8	The full form of EPROM is _____ a) Easy Programmable Read Only Memory <b>b) Erasable Programmable Read Only Memory</b> c) Eradicate Programmable Read Only Memory d) Easy Programmable Read Out Memory	L1
9	ASIC stands for _____ a) Application Special Integrated Circuits b) Applied Special Integrated Circuits <b>c) Application Specific Integrated Circuits</b> d) Applied Specific Integrated Circuits	L1
10	The difference between FPGA and PLD is that _____ a) FPGA is slower than PLD b) FPGA has high power dissipation <b>c) FPGA incorporates logic blocks</b> d) All of the Mentioned	L2
11	Secondary memory is also known as _____ a) Registers b) Main Memory c) RAM <b>d) Both registers and main memory</b>	L2
12	Which of the following has the lowest access time? a) RAM b) ROM <b>c) Registers</b> d) Flag	L1
13	As the storage capacity of main memory is inadequate, which memory is used to enhance it? a) Secondary Memory b) Auxiliary Memory c) Static Memory <b>d) Both Secondary Memory and Auxiliary Memory</b>	L1
14	A sequential access memory is one in which _____ a) A particular memory location is accessed rapidly <b>b) A particular memory location is accessed sequentially</b> c) A particular memory location is accessed serially d) A particular memory location is accessed parallel	L2
15	A static memory is one in which _____	L2

# NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY, THENI.

<b>Course/Branch</b> : B.E/EEE	<b>Year / Semester</b> : II/03	<b>Format No.</b>	NAC/TLP-07a.13
<b>Subject Code</b> : EE8351	<b>Subject Name</b> : DIGITAL LOGIC CIRCUITS	<b>Rev. No.</b>	02
<b>Unit No</b> : 4	<b>Unit Name</b> : ASYNCHRONOUS SEQUENTIAL CIRCUITS AND PROGRAMMABILITY LOGIC CIRCUITS	<b>Date</b>	30.09.2020

## OBJECTIVE TYPE QUESTION BANK

	a) Content changes with time b) Content doesn't changes with time c) Memory is static always <b>d) Memory is dynamic always</b>		
16	A dynamic memory is one in which _____  a) Content changes with time b) Content doesn't changes with time c) Memory is static always <b>d) Memory is dynamic always</b>		L1
17	Dynamic memory cells use _____ as the storage device.  a) The reactance of a transistor b) The impedance of a transistor <b>c) The capacitance of a transistor</b> d) The inductance of a transistor		L1
18	To store 1-bit of information, how many transistor is/are used _____  <b>a) 1</b> b) 2 c) 3 d) 4		L1
19	Static memory holds data as long as _____  a) AC power is applied <b>b) DC power is applied</b> c) Capacitor is fully charged d) High Conductivity		L1
20	Volatile memory refers to _____  a) The memory whose loosed data is achieved again when power to the memory circuit is removed <b>b) The memory which looses data when power to the memory circuit is removed</b> c) The memory which looses data when power to the memory circuit is applied d) The memory whose loosed data is achieved again when power to the memory circuit is applied		L2
21	Non-volatile memory refers to _____  <b>a) The memory whose loosed data is retained again when power to the memory circuit is removed/applied</b>  b) The memory which looses data when power to the memory circuit is removed		L2

## NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY, THENI.

<b>Course/Branch</b> : B.E/EEE	<b>Year / Semester</b> : II/03	Format No.	NAC/TLP-07a.13
<b>Subject Code</b> : EE8351	<b>Subject Name</b> : DIGITAL LOGIC CIRCUITS	Rev. No.	02
<b>Unit No</b> : 4	<b>Unit Name</b> : ASYNCHRONOUS SEQUENTIAL CIRCUITS AND PROGRAMMABILITY LOGIC CIRCUITS	Date	30.09.2020

### OBJECTIVE TYPE QUESTION BANK

	c) The memory which loses data when power to the memory circuit is applied d) The memory whose lost data is achieved again when power to the memory circuit is applied	
22	Which of the following has the capability to store the information permanently?  a) RAM <b>b) ROM</b> c) Storage cells d) Both RAM and ROM	L2
23	ROM has the capability to perform _____  a) Write operation only <b>b) Read operation only</b> c) Both write and read operation d) Erase operation	L2
24	Since, ROM has the capability to read the information only then also it has been designed, why?  a) For controlling purpose b) For loading purpose <b>c) For booting purpose</b> d) For erasing purpose	L2
25	Why are ROMs called non-volatile memory?  a) They lose memory when power is removed <b>b) They do not lose memory when power is removed</b> c) They lose memory when power is supplied d) They do not lose memory when power is supplied	L2
25	In ROM, each bit combination that comes out of the output lines is called _____  a) Memory unit b) Storage class <b>c) Data word</b> d) Address	L1
26	The full form of EEPROM is _____  a) Erasable Electrically Programmable ROMs <b>b) Electrically Erasable Programmable ROMs</b> c) Electrically Erasable Programming ROMs d) Electrically Erasable Programmed ROMs	L1
27	Which of the following best describes EPROMs?  a) EPROMs can be programmed only once <b>b) EPROMs can be erased by UV</b>	L2

## NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY, THENI.

<b>Course/Branch</b> : B.E/EEE	<b>Year / Semester</b> : II/03	Format No.	NAC/TLP-07a.13
<b>Subject Code</b> : EE8351	<b>Subject Name</b> : DIGITAL LOGIC CIRCUITS	Rev. No.	02
<b>Unit No</b> : 4	<b>Unit Name</b> : ASYNCHRONOUS SEQUENTIAL CIRCUITS AND PROGRAMMABILITY LOGIC CIRCUITS	Date	30.09.2020

### OBJECTIVE TYPE QUESTION BANK

	c) EPROMs can be erased by shorting all inputs to the ground d) EPROMs can be erased electrically	
28	The Width of a processor's data path is measured in bits. Which of the following are common data paths?  <b>a) 8 bits</b> b) 12 bits c) 16 bits d) 32 bits	L2
29	What is the major difference between DRAM and SRAM?  a) Dynamic RAMs are always active; static RAMs must reset between data read/write cycles b) SRAMs can hold data via a static charge, even with power off c) The only difference is the terminal from which the data is removed—from the FET Drain or Source <b>d) DRAMs must be periodically refreshed</b>	L2
30	What does the term "random access" mean in terms of memory?  a) Any address can be accessed in systematic order <b>b) Any address can be accessed in any order</b> c) Addresses must be accessed in a specific order d) Any address can be accessed in reverse order	L2
31	ROM may be programmed in _____ ways.  <b>a) 2</b> b) 3 c) 4 d) 5	L1
32	Which programming is done during manufacturing process?  <b>a) Mask Programming</b> b) PROM c) Both PROM and mask programming d) EPROM	L1
33	Which IC is a typical MSI/TTL based?  <b>a) IC 74187</b> b) IC 74189 c) IC 74188 d) IC 74186	L2
34	The bit capacity of a memory that has 2048 addresses and can store 8 bits at each address is _____	L2

## NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY, THENI.

<b>Course/Branch</b> : B.E/EEE	<b>Year / Semester</b> : II/03	<b>Format No.</b>	NAC/TLP-07a.13
<b>Subject Code</b> : EE8351	<b>Subject Name</b> : DIGITAL LOGIC CIRCUITS	<b>Rev. No.</b>	02
<b>Unit No</b> : 4	<b>Unit Name</b> : ASYNCHRONOUS SEQUENTIAL CIRCUITS AND PROGRAMMABILITY LOGIC CIRCUITS	<b>Date</b>	30.09.2020

### OBJECTIVE TYPE QUESTION BANK

	a) 4096 <b>b) 16384</b> c) 32768 d) 8129	
35	How many 8 k × 1 RAMs are required to achieve a memory with a word capacity of 8 k and a word length of eight bits?  <b>a) Eight</b> b) Two c) One d) Four	L3
36	Which of the following best describes the fusible-link PROM?  a) Manufacturer-programmable, reprogrammable b) Manufacturer-programmable, one-time programmable c) User-programmable, reprogrammable <b>d) User-programmable, one-time programmable</b>	L2
37	IC 74186 is of _____  a) 1024 bits b) 32 bits <b>c) 512 bits</b> d) 64 bits	L2
38	How many memory locations are addressed using 18 address bits?  a) 165,667 b) 245,784 <b>c) 262,144</b> d) 212,342	L3
39	What is the bit storage capacity of a ROM with a 1024 × 8 organization?  a) 1024 <b>b) 4096</b> c) 2048 d) 8192	L4
40	What is access time?  a) The time taken to move a stored word from one bit to other bits after applying the address bits  b) The time taken to write a word after applying the address bits <b>c) The time taken to read a stored word after applying the address bits</b> d) The time taken to erase a stored word after applying the address bits	L2
41	The chip by which both the operation of read and write is performed _____	L1

# NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY, THENI.

<b>Course/Branch</b> : B.E/EEE	<b>Year / Semester</b> : II/03	<b>Format No.</b>	NAC/TLP-07a.13
<b>Subject Code</b> : EE8351	<b>Subject Name</b> : DIGITAL LOGIC CIRCUITS	<b>Rev. No.</b>	02
<b>Unit No</b> : 4	<b>Unit Name</b> : ASYNCHRONOUS SEQUENTIAL CIRCUITS AND PROGRAMMABILITY LOGIC CIRCUITS	<b>Date</b>	30.09.2020

## OBJECTIVE TYPE QUESTION BANK

	<p>a) <b>RAM</b>                  b) ROM                  c) PROM                  d) EPROM</p>	
42	<p>If a RAM chip has n address input lines then it can access memory locations upto _____</p> <p>a) <math>2^{(n-1)}</math>                  b) <math>2^{(n+1)}</math>                  c) <b><math>2^n</math></b>                  d) <math>2^{2n}</math></p>	L2
43	<p>The n-bit address is placed in the _____</p> <p>a) MBR                  b) <b>MAR</b>                  c) RAM                  d) ROM</p>	L2
44	<p>Computers invariably use RAM for _____</p> <p>a) High complexity                  b) High resolution                  c) <b>High speed main memory</b>                  d) High flexibility</p>	L2
45	<p>Static RAM employs _____</p> <p>a) BJT or MOSFET                  b) FET or JFET                  c) Capacitor or BJT                  d) <b>BJT or MOS</b></p>	L1
46	<p>Dynamic RAM employs _____</p> <p>a) <b>Capacitor or MOSFET</b>                  b) FET or JFET                  c) Capacitor or BJT                  d) BJT or MOS</p>	L1
47	<p>The memory capacity of a static RAM varies from _____</p> <p>a) 32 bit to 64 bit                  b) 64 bit to 1024 bit                  c) <b>64 bit to 1 Mega bit</b>                  d) 512 bit to 1 Mega bit</p>	L3
48	<p>The input data bit is written into the cell by setting _____</p> <p>a) The flip-flop for 1</p>	L4

# NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY, THENI.

<b>Course/Branch</b> : B.E/EEE	<b>Year / Semester</b> : II/03	<b>Format No.</b>	NAC/TLP-07a.13
<b>Subject Code</b> : EE8351	<b>Subject Name</b> : DIGITAL LOGIC CIRCUITS	<b>Rev. No.</b>	02
<b>Unit No</b> : 4	<b>Unit Name</b> : ASYNCHRONOUS SEQUENTIAL CIRCUITS AND PROGRAMMABILITY LOGIC CIRCUITS	<b>Date</b>	30.09.2020

## OBJECTIVE TYPE QUESTION BANK

	b) Resetting the flip-flop c) The flip-flop for HIGH <b>d) Both the flip-flop for 1 and resetting the flip-flop</b>	
49	Data is written in IC 7489 through _____  a) Chip select b) Enable <b>c) Data input</b> d) Memory enable	L2
50	What types of arrangements a TMS 4016 has?  a) 1024 * 4 b) 1024 * 8 c) 2048 * 4 <b>d) 2048 * 8</b>	L4
51	What is memory decoding?  a) The process of Memory IC used in a digital system is overloaded with data <b>b) The process of Memory IC used in a digital system is selected for the range of address assigned</b> c) The process of Memory IC used in a digital system is selected for the range of data assigned d) The process of Memory IC used in a digital system is overloaded with data allocated in memory cell	L2
52	The first step in the design of memory decoder is _____  a) Selection of a EPROM b) Selection of a RAM <b>c) Address assignment</b> d) Data insertion	L2
53	How many address bits are required to select memory location in Memory decoder?  a) 4 KB b) 8 KB <b>c) 12 KB</b> d) 16 KB	L4
54	IC 4116 is organised as _____  a) 512 * 4 b) 16 * 1 <b>c) 32 * 4</b> d) 64 * 2	L5
55	To construct 16K * 4-bit memory, how many 4116 ICs are required?	L6



## NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY, THENI.

<b>Course/Branch</b> : B.E/EEE	<b>Year / Semester</b> : II/03	<b>Format No.</b>	NAC/TLP-07a.13
<b>Subject Code</b> : EE8351	<b>Subject Name</b> : DIGITAL LOGIC CIRCUITS	<b>Rev. No.</b>	02
<b>Unit No</b> : 4	<b>Unit Name</b> : ASYNCHRONOUS SEQUENTIAL CIRCUITS AND PROGRAMMABILITY LOGIC CIRCUITS	<b>Date</b>	30.09.2020

### OBJECTIVE TYPE QUESTION BANK

	a) 1 b) 2 c) 3 <b>d) 4</b>		
56	How many 1024 * 1 RAM chips are required to construct a 1024 * 8 memory system? a) 4 b) 6 <b>c) 8</b> d) 12		L6
57	How many 16K * 4 RAMs are required to achieve a memory with a capacity of 64K and a word length of 8 bits? a) 2 b) 4 c) 6 <b>d) 8</b>		L5
58	The full form of PLD is _____ a) Programmable Load Devices b) Programmable Logic Data <b>c) Programmable Logic Devices</b> d) Programmable Loaded Devices		L2
59	PLD contains a large number of _____ a) Flip-flops b) Gates c) Registers <b>d) All of the Mentioned</b>		L2
60	In PLD, there are provisions to perform interconnections of the gates internally, because of _____ a) High reliability b) High conductivity <b>c) The desired logic implementation</b> d) The desired output		L1
61	Why antifuses are implemented in a PLD? a) To protect from high voltage b) To increase the memory		L1

# NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY, THENI.

<b>Course/Branch</b> : B.E/EEE	<b>Year / Semester</b> : II/03	Format No.	NAC/TLP-07a.13
<b>Subject Code</b> : EE8351	<b>Subject Name</b> : DIGITAL LOGIC CIRCUITS	Rev. No.	02
<b>Unit No</b> : 4	<b>Unit Name</b> : ASYNCHRONOUS SEQUENTIAL CIRCUITS AND PROGRAMMABILITY LOGIC CIRCUITS	Date	30.09.2020

## OBJECTIVE TYPE QUESTION BANK

	<p><b>c) To implement the programmes</b> d) As a switching devices</p>	
62	<p>PLA refers to _____</p> <p>a) Programmable Loaded Array b) Programmable Array Logic <b>c) Programmable Logic Array</b> d) Programmed Array Logic</p>	L1
63	<p>The inputs in the PLD is given through _____</p> <p>a) NAND gates b) OR gates c) NOR gates <b>d) AND gates</b></p>	L2
64	<p>Outputs of the AND gate in PLD is known as _____</p> <p>a) Input lines <b>b) Output lines</b> c) Strobe lines d) Control lines</p>	L1
65	<p>PLA contains _____</p> <p><b>a) AND and OR arrays</b> b) NAND and OR arrays c) NOT and AND arrays d) NOR and OR arrays</p>	L1
66	<p>PLA is used to implement _____</p> <p>a) A complex sequential circuit b) A simple sequential circuit <b>c) A complex combinational circuit</b> d) A simple combinational circuit</p>	L2
67	<p>A PLA is similar to a ROM in concept except that _____</p> <p>a) It hasn't capability to read only b) It hasn't capability to read or write operation <b>c) It doesn't provide full decoding to the variables</b> d) It hasn't capability to write only</p>	L2
68	<p>The complex programmable logic device contains several PLD blocks and _____</p> <p>a) A language compiler b) AND/OR arrays c) Global interconnection matrix</p>	L2

**NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY, THENI.**

<b>Course/Branch</b> : B.E/EEE	<b>Year / Semester</b> : II/03	<b>Format No.</b>	NAC/TLP-07a.13
<b>Subject Code</b> : EE8351	<b>Subject Name</b> : DIGITAL LOGIC CIRCUITS	<b>Rev. No.</b>	02
<b>Unit No</b> : 4	<b>Unit Name</b> : <b>ASYNCHRONOUS SEQUENTIAL CIRCUITS AND PROGRAMMABILITY LOGIC CIRCUITS</b>	<b>Date</b>	30.09.2020

**OBJECTIVE TYPE QUESTION BANK**

	<b>d) Field-programmable switches</b>	
69	Which type of device FPGA are? a) SLD b) SRAM c) EPROM <b>d) PLD</b>	L2
70	The difference between a PAL & a PLA is _____ a) PALs and PLAs are the same thing <b>b) The PLA has a programmable OR plane and a programmable AND plane, while the PAL only has a programmable AND plane</b> c) The PAL has a programmable OR plane and a programmable AND plane, while the PLA only has a programmable AND plane d) The PAL has more possible product terms than the PLA	L2
71	If a PAL has been programmed once _____ a) Its logic capacity is lost b) Its outputs are only active HIGH c) Its outputs are only active LOW <b>d) It cannot be reprogrammed</b>	L2
72	Applications of PLAs are _____ a) Registered PALs b) Configurable PALs c) PAL programming <b>d) All of the Mentioned</b>	L1